


Digital System Design



We want to exchange the information from R_0 & R_3

$$[R_0] \rightarrow R_3$$

$$[R_3] \rightarrow R_0$$

The information in R_1 & R_2 is not important, we need these registers to perform this operation.

Steps

- * $[R_0] \rightarrow R_1$
- * $[R_3] \rightarrow R_0$
- * $[R_1] \rightarrow R_3$

We also will need a null state \therefore

State

A

B

C


D

$$R_{out} = 1 \quad R_{in} = 1$$

$$R_{3out} = 1 \quad R_{in} = 1$$

$$R_{out} = 1 \quad R_{3in} = 1$$

State Diagram ①



State table ②

Current State	Next State		Output state
	w=0	w=1	
A	A	B	Z_0
B	B	C	Z_1
C	C	D	Z_2
D	D	A	Z_3

State Assignment (3)

	$y_1 y_0$
A	00
B	01
C	10
D	11

State Assignment Process (4)

Current State		Next State				Outputs							
		$w=1$		$w=0$		In				Out			
y_1	y_0	y_1	y_0	y_1	y_0	R_0	R_1	R_2	R_3	R_0	R_1	R_2	R_3
0	0	0	1	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	1	0	1	0	0	1	0	0	0
1	0	1	1	1	0	1	0	0	0	0	0	0	1
1	1	0	0	1	1	0	0	0	1	0	1	0	0

Functions (5)

$$\begin{array}{l}
 Y_0 = \\
 \vdots \\
 R_{3out} =
 \end{array}$$

for H/w.

Design of logic (6)

also using gated D latches.

Final exam

